WL-TR-94-5046

A KEY ELEMENT TOWARD CONCURRENT ENGINEERING OF HARDWARE AND SOFTWARE: BINDING VERY HIGH SPEED INTEGRATED CIRCUITS (VHSIC) HARDWARE DESCRIPTION LANGUAGE (VHDL) WITH ADA 95



MICHAEL T. MILLS, LT COL

OCTOBER 1994

FINAL REPORT FOR 04/12/94-10/24/94

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION IS UNLIMITED.



SOLID STATE ELECTRONICS DIRECTORATE
WRIGHT LABORATORY
AIR FORCE MATERIEL COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433-7331

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely Government-related procurement, the United States Government incurs no responsibility or any obligation whatsoever. The fact that government may have formulated or in any way supplied the said drawings, specifications, or otherwise in any manner constructed, as in licensing the holder, or any other person or corporation; or as conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

michael J. mills

MICHAEL T. MILLS, LtCol, USAFR Design Branch Microelectronics Division

John w Knis

JOHN W. HINES, Chief Design Branch Microelectronics Division

STANLEY E WAGNER, Chief Microelectronics Division

Solid State Electronics Directorate

If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization, please notify WL/ELED, WPAFB, OH 45433-7331 to help us maintain a current mailing list.

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to burden to Warden. to Warden to Warden

1. AGENCY USE ONLY (Leave blank)

OCT 1994

FINAL

O4/12/94-10/24/94

4. TITLE AND SUBTITLE

ENGINEERING OF HARDWARE AND SOFTWARE: BINDING
VERY HIGH SPEED INTEGRATED CIRCUITS (VHSIC)

HARDWARE DESCRIPTION LANGUAGE (VHDL) WITH ADA 95

6. AUTHOR(S)

MICHAEL T. MILLS, LT COL

7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)

SOLID STATE ELECTRONICS DIRECTORATE WRIGHT LABORATORY
AIR FORCE MATERIEL COMMAND
WRIGHT PATTERSON AFB OH 45433-7331

8. PERFORMING ORGANIZATION REPORT NUMBER

9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)

SOLID STATE ELECTRONICS DIRECTORATE WRIGHT LABORATORY AIR FORCE MATERIEL COMMAND WRIGHT PATTERSON AFB OH 45433-7331

10. SPONSORING/MONITORING AGENCY REPORT NUMBER

WL-TR-94-5046

11. SUPPLEMENTARY NOTES

12a. DISTRIBUTION / AVAILABILITY STATEMENT

12b. DISTRIBUTION CODE

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION IS UNLIMITED.

13. ABSTRACT (Maximum 200 words)

This report describes a software interface (or binding) for supporting concurrent development of electronic hardware designed in Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL) with software programmed in Ada 95. The purpose of this binding is to provide an initial framework from which future computer aided engineering (CAE) implementors can develop concurrent engineering capability into their work stations. This software binding includes VHDL calls to Ada 95 subprograms and functions using the new VHDL-93 'FOREIGN attribute and providing optional Ada 95 functionality in place of concurrent VHDL process statements to meet Ada 95 language rules expected by future Ada 95 compilers. A binding is also provided for Ada 95 calls to VHDL representations using new Ada 95 pragmas: Import, Export, and Convention. BNF descriptions were expanded to analyze constraint differences for consistent functionality across languages. Examples show VHDL processes synchronizing with Ada 95 tasks and Ada 95 remote procedure calls across partitions for distributed processing applications.

14. SUBJECT TERMS

VHDL - ANSI/IEEE Std 1076-1993 - Design Language Hardware Description Language, Ada 95 - ANSI/ISO
revision of ANSI/MIL STD 1815A, VHDL to Ada 95 Binding

17. SECURITY CLASSIFICATION OF THIS PAGE

UNCLASSIFIED

UNCLASSIFIED

15. NUMBER OF PAGES
29
16. PRICE CODE

20. LIMITATION OF ABSTRACT
UNCLASSIFIED

UL

NSN 7540-01-280-5500

Standard Form 298 (Rev 2-89)

Table of Contents

1.	Introduction	Т
2.	Rationale for Binding VHDL with Ada 95	2
3.	VHDL Provided Language Interface Feature	3
4.	VHDL to Ada 95 Binding - BNF description	5
5.	Package VHDL_to_Ada_95	6
6.	VHDL to Ada 95 Binding - Example	8
7.	Ada 95 Provided Language Features	10
8.	Package Ada_95_to_VHDL	11
9.	Ada 95 to VHDL Binding - Examples	12
10.	System Design Considerations	13
11.	VHDL processes interacting with Ada 95 concurrent features	14 14 15 16
12.	Mapping Ada 95 Software directly to hardware	18
App	endix A Expanded BNF Descriptions of Key VHDL and Ada (95) Features	19
Ref	erences	25

Accesion For			
DTIC Unann	TIS CRA&I TIC TAB nannounced ustification		
By Distribution			
А	Availability Codes		
Dist	Avail and/or Special		
A-1			

1. Introduction

This report describes software bindings for concurrent development of electronic hardware designed in Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL) [1] with software programmed in Ada 95 [2]. The purpose of these bindings are to provide a framework from which future computer aided engineering (CAE) implementors can develop concurrent engineering capability into their work stations. These software bindings include VHDL calls to Ada 95 subprograms and functions using the new VHDL-93 'FOREIGN attribute. The called procedures written in Ada 95 can provide functionality similar to alternate VHDL processes. Bindings are also provided for Ada 95 calls to VHDL representations using new Ada 95 pragmas: Import, Export, and Convention. The latest revision of VHDL and draft Ada 95 were selected to make these bindings as current as possible.

These bindings are not only proposed to pass values between VHDL and Ada 95 designs but also can be used to pass control parameters to synchronize VHDL processes with Ada tasks and other Ada 95 concurrent mechanisms. Control parameters are also proposed to provide synchronous and asynchronous control between VHDL processes and Ada 95 remote procedure calls across partitions for distributed processing. The system designer can use this methodology to simulate prototypes of different allocations of hardware processes vs. concurrent software features.

In order to compare detailed VHDL and similar Ada 95 structures for language rule differences, BNF descriptions were combined into expanded descriptions. These descriptions plus semantic rules from the two standards were used to compare the behaviors of VHDL processes with Ada 95 tasks, subroutines, packages, basic declarations and types, statements, and VHDL entities with Ada 95 generic packages. The goal was to maintain consistent functionality across the VHDL and Ada 95 language boundaries.

2. Rationale for Binding VHDL with Ada 95

A binding of two programming languages provides the capability for a program written in one language to call subprograms existing in a program of another language. Bindings are normally required to handle non-compatible parameter passing conventions, syntax differences in the actual parameters of the subprogram call, syntax differences in the structure of the subprogram call, or semantic (language rule) differences which could restrict subprogram results from what is expected in the calling program. Bindings have become very important requirements for reusing large amounts of existing code in languages other than what is currently used.

The purpose of this report is to provide bindings to serve as gateways for VHDL implemented designs to call behaviors programmed in Ada 95 being developed concurrently. These bindings, if implemented by computer aided engineering (CAE) developers of VHDL tools, can help extend the system design capability of VHDL to simulate software behavior as an integral part of the VHDL design. Systems design normally begins with hardware, locking in design constraints before software is considered. What results is inefficient system performance. A concurrent engineering approach would maximize efficiency, reduce the design time of allocating hardware and software resources, and significantly reduce integration problems and total system cost.

Ada 95 is the new draft revision of the Ada programming language (ANSI/MIL-STD 1815) scheduled to be an ISO and ANSI standard in January 1995 (ANSI/ISO/IEC-8652:1995). Ada 95 provides a tremendous amount of new capabilities such as object oriented programming, hierarchical libraries to reduce recompilation, and several real time features to increase program efficiency. To reuse existing programs in other programming languages, Ada 95 provides bindings in the form of standardized packages for interfacing with C, COBOL, and FORTRAN. It also provides interfacing pragmas including Import, Export, and Convention which can be used with subprogram calls to other languages. This report incorporates these interfacing pragmas in its bindings from Ada 95 to VHDL. Ada 95 was selected by the author of this report because of its tremendous value to large programming efforts (both commercial and military) and because it is expected to be competitive with other software languages as compilers become available. Five years on the Ada 95 Distinguished Reviewer Team and ten years evaluating the VHDL language development and CAD tools led the author to develop a VHDL to Ada 95 binding as a first step toward concurrent engineering. Since both VHDL and Ada 95 are newly revised, taking advantage of these new language capabilities should maximize the useful lifetime of such bindings.

At the time this report was written, VHDL just finished a new revision (June 1994). Ada 95 existed as a draft ISO standard but later became a revised Ada standard in January 1995.

3. VHDL Provided Language Interface Feature

The following VHDL features are used in the VHDL to Ada 95 binding. These package and associated rules come from the VHDL standard (ANSI/IEEE Std 1076-1993):

The following example uses the VHDL attribute FOREIGN (from ANSI/IEEE Std 1076-1993, para 2.2 (230), page 24) to declare a foreign function subprogram.

package P is

function F return INTEGER; attribute FOREIGN of F: function is

"implementation-dependent information";

end package P;

Notes specific to binding [1]:

- a. Parameter passing mechanisms for foreign subprograms are not defined by VHDL but can be specified in Ada 95.
- b. Pure subprograms are pure functions that have no effect on other objects in the description except for computing the returned value.
- c. Special VHDL elaboration rules (Sections 12.3 and 12.4) are repeated here for convenience to the reader.

The elaboration of a declarative part consists of the elaboration of the declarative items, if any, in the order in which they are given in the declarative part. This rule holds for all declarative parts, with three exceptions [1]:

- 1. The $\underline{\text{entity}}$ declarative part of a design entity whose corresponding architecture is decorated with the 'FOREIGN attribute defined in package STANDARD.
- 2. The <u>architecture</u> declarative part of a design entity whose architecture is decorated with the 'FOREIGN attribute defined in package STANDARD.
- 3. A <u>subprogram</u> declarative part whose subprogram is decorated with the 'FOREIGN attribute defined in package STANDARD.

For these cases, the declarative items are <u>not elaborated</u>; instead, the design entity or subprogram is <u>subject to implementation</u>-dependent elaboration.

(Note: The value of every signal will be defined by the time simulation begins.)

Summary of other elaboration rules:
You can't use a declaration until it is elaborated.

d. A pure function subprogram may not reference a shared variable.

e. Package STANDARD (Section 14.2) includes:

attribute FOREIGN: STRING;

Page 202 of package STANDARD states:

The VHDL 'FOREIGN attribute may be associated only with architectures (see Section 1.2) or with subprograms. In the latter case, the attribute specification must appear in the declarative part in which the subprogram is declared (see Section 2.1).

- f. The STRING value of the attribute may specify implementation-dependent information about the foreign subprogram. The subprogram describes an implementation defined action. Foreign subprograms may have non-VHDL implementations.
- g. An implementation may place restrictions on the allowable modes, classes, and types of the formal parameters to a foreign subprogram; such restrictions may include restrictions on the number and allowable order of the parameters.
- h. At return, copy back of formal to actual parameters occurs (when necessary).

Note: The above VHDL implementation defined elaboration rules of 'FOREIGN attribute allow Ada 95 library units that have been pre-elaborated (pragma Pre-elaborate [(library_unit_name)];) to be referenced through the VHDL 'FOREIGN attribute.

4. VHDL to Ada 95 Binding - BNF description

The following VHDL to Ada 95 subprogram calls use the VHDL 'FOREIGN attribute as shown above and adds Ada 95 specific syntax constraints within the quotes provided by the 'FOREIGN declaration. Signals and Files are not represented as actual parameters of the subroutine and function calls because they are not defined in the Ada 95 language. The designer would only call Ada 95 programs for behavior that the Ada 95 language can provide. Therefore, signals and files would be confined to VHDL. Buffer and linkage modes are also not defined in the Ada 95 language. Therefore, the only modes specified are in, out, and inout. (Note: Ada 95 expresses mode inout as in out.) The string within the quotes represents Ada 95 specific information. Since Ada 95 allows for child and parent procedures within Ada 95 hierarchical libraries, procedure and function names may refer to child or parent procedures or functions. Also, Ada 95 parameter specs may include access types with the reserved word access before the subtype name.

```
subprogram specification ::=
  procedure identifier | operational symbol
     | [variable] identifier, {identifier} : [ in | out |
  inout ] subtype_indication [:= static_expression ] })];
     attribute FOREIGN of identifier : procedure is
    "procedure [parent unit name.] identifier [formal_part]";
The BNF description of a function call with binding information is:
                          identifier | operator
[ pure | impure ] function
     [({ [constant] identifier, {identifier} :in
                      subtype indication
       [variable] identifier, {identifier} : [ in | out |
  inout ] subtype indication [:= static_expression ] })];
     attribute FOREIGN of identifier : function is
    "function [parent_unit_name.] identifier [formal_part]";
The formal_part is described as follows:
formal part ::= ( parameter_spec { parameter_spec }
parameter spec ::=
    identifier {, identifier} : [ in ] | in out | out
         subtype name [ := default expression ]
   [ := default expression ]
```

Elaboration is accomplished by Ada 95 rules, which can be controlled by an Ada 95 pre-elaboration pragma if needed.

5. Package VHDL to Ada 95

Since one of the original development goals of VHDL was to be Ada like when appropriate, many of the VHDL types are the same as Ada. However, some type differences exist. The following type declarations provide those Ada 95 types unsupported by VHDL which could return as parameters through the VHDL to Ada 95 interface. No subprograms using these types are provided in this package. These types should only be used by subprograms within the Ada 95 language. These types are declared in this package for storage purposes or for assigning values within the VHDL language.

Ada 95 contains type real which consists of floating point and fixed point types. VHDL contains type real which only supports floating point but not fixed point (at least not without the following declaration). Ada 95 defines floating point using the reserved word **digits**. VHDL has no reserved word **digits** but instead, is implementation defined with a minimum range. Ada 95 fixed point is defined using the reserved word **delta**. Again, VHDL has no such reserved word. Therefore, fixed point should be avoided when using this VHDL_to_Ada_95 interface.

If the Ada 95 optional Numerics Annex is implemented, then different models for floating and fixed point types are provided by Ada 95. However, there still is a problem in finding a VHDL equivalent for fixed point.

package VHDL_to_Ada_95 is

-- type Fixed_point : -- No way of expressing Fixed Point in VDHL has been found. -- type derived (derived types are a proposed addition to a future revision of VHDL). Without this ___ or some alternative OOP approach, inheritance ___ across the language interface is not supported with this package [4]. -- The following are example calls through interface -- procedures or using interface functions. -- procedure call: -- procedure Name (variable Name : inout Type := Initial_value -- attribute FOREIGN of Name : procedure is -- "procedure Ada_name (Name : in out Type := Initial_value)" -- function call: -- function Name return String; -- attribute FOREIGN of Name : function is -- "function Ada name return String;"

end package VHDL_to_Ada_95;

When implementing a package like the above, type integer accuracy should be taken into consideration. VHDL integer accuracy is guaranteed to have a range of -2147483647 to +2147483647. Ada 95 integer accuracy shall have at least the range -2**15 + 1 to 2**15 -1. If the Ada 95 Numerics Appendix which includes complex arithmetic with functions and procedures is used, then accuracy requirements are different.

Many attributes are different between VHDL and Ada 95. Therefore, using attributes of returned parameters from the interface to Ada 95 should be avoided.

The type conversion procedures and status functions in the above package are provided to convert Ada 95 types which are incompatible to corresponding VHDL types. Incompatable types could be returned through parameters within the VHDL to Ada 95 interface.

6. VHDL to Ada 95 Binding - Example

The following is an example of a procedure call and a function call using the new VHDL FOREIGN attribute.

The following example shows a procedure call from a VHDL process to an Ada 95 procedure. The call is indirrect through a VHDL package. The Ada procedure implements the behavior of a calculation. In contrast to this example is an equivalent behavior which is implemented into another VHDL process. Both processes are embedded in architectures.

This example, although quite simplified, illustrates how architectures containing VHDL processes and those containing foreign procedure calls to Ada 95 procedures might be selected in the system being simulated. By building hardware and software behavior representations of architectures within the VHDL library, allocation of behavior within the system can be simulated in either hardware (VHDL processes) or software (Ada 95 procedures, functions, tasks, protected types, or subprograms distributed across partitions) or a combination of the two.

```
package VHDL to Ada 95 is
     procedure A (X:in; Y:out)
     attribute FOREIGN of A procedure is
     "procedure A Ada (X:in: Y: out); -- declaration of
                                -- Ada 95 procedure
end package VHDL to Ada 95;
package body VHDL to Ada 95 is
     procedure A (X:in; Y:out)
     attribute FOREIGN of A procedure is
     "procedure A_Ada (X:in: Y: out);
                                              -- declaration of
begin
                                     -- Ada 95 procedure.
end VHDL to Ada 95;
library ...
use VHDL_to_Ada_95.all
architecture Hardware of Entity Com is
```

```
begin
           process Do_it (Clk)
           begin
                A(X,Y);
           end;
     . . .
. . .
-- On Ada 95 side of interface:
package Ada example is
procedure A Ada (X, Y)
end package Ada example;
package body Ada_example is
procedure A Ada (X, Y)
     begin
           -- Example behavior in
           -- Ada procedure.
           Y = X + 2*X**2 + 3*X**3;
     end A Ada;
begin
     A Ada (X,Y);
end procedure A Ada;
end package Ada_example;
     Equivalent VHDL process of above Ada behavior:
architecture Hardware of System;
process B VHDL
begin
      Y = X + 2*X**2 + 3*X**3;
end process B_VHDL;
```

Because the VHDL process can only provide limited functionality compaired to what Ada or Ada 95 can provide, a more realistic and useful example would contain several processes plus additional hardware providing a total function similar to what Ada 95 code can represent.

7. Ada 95 Provided Language Features and BNF description

In order to show what specific Ada 95 features are to be used in the Ada 95 to VHDL binding, the following pragmas come from the Ada 95 (ANSI/ISO/IEC-8652:1995) standard.

Ada 95 interfacing pragmas:

Interfacing pragmas are only allowed at a declarative_item or at a compilation unit.

link name -> expected type is string

convention name -> implementation defined except for Ada and Intrinsic. (Ada 95 conformance rules 6.3.1)

calling convention -> convention of a callable entity.

pragma Linker options (String expression);

A pragma Linker_Options is allowed only at the place of a declarative item.

8. Package Ada_95_to_VHDL

```
type BIT is ('0','1');
type BIT_VECTOR is array (Natural range <>) of BIT;

-- The following example represents how each Ada 95 interface
-- pragma can be used for interacting with other languages.

-- pragma Import (
-- Entity => Clock
-- Tick);

-- pragma Export (VHDL, ;

-- pragma VHDL (Convention => );
end package Ada_95_to_VHDL;
```

Since one of the original goals of VHDL was to make it Ada like when appropriate, many of the VHDL types are the same as Ada. However, some type differences exist. The above type declarations provide those VHDL types unsupported by Ada 95 which could return as parameters through the Ada 95 to VHDL interface. No subprograms using these types are provided in this package. These types should only be used by subprograms within the VHDL language. These types are declared in this package for storage purposes only within the Ada 95 language. The above two types are repeated from the VHDL predefined environment standard package. They are not in the Ada predefined environment.

VHDL types unsupported by Ada 95:

VHDL **signal**s cannot be represented (at least without complication) by Ada 95 types and should not be passed across the Ada 95 to VHDL interface. However, signals can be set to values represented by constants or variables sent across the interface by parameters. The subtype of the signal has to be restricted to types compatible to Ada 95 types.

Since VHDL type **physical** requires a language syntax that is unsupported by Ada 95, no way could be found to hold physical type information, or units, in Ada 95. Therefore, type physical should be avoided when using the above package.

9. Ada 95 to VHDL Binding - Examples

The following simple example shows how the above Ada 95 pragmas could be used to call VHDL subprograms or access VHDL data types. Due to differences in type restrictions between the two languages, Ada 95 access to some VHDL types are not allowed. For example, a signal has no meaning in Ada 95. VHDL variables have limited use compared to Ada 95.

```
-- Ada 95 side of the Interface:
procedure Work_with (Bit_Stream : in out BIT_Vector) is
...
end Work_with;

pragma Import (Status_Register, Register)
Work_with (Status_Register);
pragma Export (Status_Register, Register);

-- VHDL side of interface:
package Hardware is
    type W is array (Integer range <>) of BIT;
    variable Register : W (0 to 31);
end Hardware;
with Hardware;
architecture ...
```

10. System Design Considerations

Designing a system includes allocating system functional components to hardware and software. This involves making design tradeoffs for efficiency. If the computer aided engineering system provides the capability to substitute an Ada task for a concurrent VHDL process, then the designer can simulate both from within the VHDL design to test which combination of hardware and software implementations works most efficiently.

An architecture can include processes that implement a certain functionality or, by implementing some of the concepts suggested in this report, implement calls to Ada procedures using the VHDL 'FOREIGN attribute. This is suggested in the BNF below.

architecture ::=
 architecture Example of Entity_E is

process ... vs. call_to_Ada_Subprogram that has been declared with attribute 'FOREIGN.

Section 11 contains examples of calling concurrent Ada 95 features from VHDL processes. Since VHDL architecture behavior is represented by concurrent process statements and other concurrent statements, tradeoffs could be made by simulating various combinations of concurrent features both in VHDL and Ada 95.

Section 12 lists Ada 95 features which tie (or map) how software interacts with hardware or resides with hardware in the system. These features interface coexisting hardware (or VHDL representations of hardware) and software (implemented in Ada 95).

11. VHDL processes interacting with Ada 95 concurrent features

The following discussion describes how VHDL processes can use the VHDL to Ada 95 interface to activate Ada 95 tasks and other concurrent features.

a. Interacting with Ada tasks

A VHDL process passes a constant or variable through a VHDL subroutine parameter. The subroutine in this interface package calls an Ada 95 subprogram which activates a task and passes appropriate parameter values to the task's accept statement (or task entry). The Ada 95 task controls the VHDL process passing a variable to the Ada 95 interface subprogram which passes it to the VHDL interface subprogram. A signal is assigned the current value of the variable within a VHDL subroutine. The signal then controls the process through the process sensitivity list. Therefore, the desired behavior is for the process to wait for the Ada task to complete before it continues.

The following are example interactions between a VHDL process and an Ada 95 task.

Implementing interface package to activate an Ada 95 task:

```
package VHDL to Ada 95 is
     procedure Synchronize (X:in; Y:out)
     attribute FOREIGN of Synchronize: procedure is
     "procedure Activate (X:in: Y: out); -- declaration of Ada 95
                            -- procedure that activates Ada 95 task.
end package VHDL to Ada 95;
package body VHDL to Ada 95 is
     procedure Synchronize (X,Y);
end VHDL to Ada 95;
library ...
use VHDL_to_Ada_95.all
architecture Hardware of Entity Com is
     begin
           process Do it (Clk)
           begin
                 Synchronize (X, Clk);
```

end:

```
-- Ada 95 side of interface:
procedure Activate (X,Y) is
   begin
      Sync (X,Y);
     end Activate;
task Task A is
     entry Sync (X,Y);
     begin
      . . .
     end;
task body Task_A is
begin
     loop
         select
           when ...
           accept Sync (X: in) do
           end Sync;
         OF
           when ...
           accept ...
           end ...
         end select;
end Task A;
               Interacting with Ada 95 protected types
      The following interactions provide VHDL process to Ada 95
protected types.
      with the above VHDL code:
      procedure Activate (X,Y)
         begin
            Set_Component (X,Y);
         end procedure Activate;
      continue with Ada 95 code. The following protected
      type declaration and body is taken from the Ada 95
      reference manual [2] for illustrative purposes on
      what is called from the above procedure.
      protected Shared Array is
         function component (N: in Index) return Item);
```

. . .

```
procedure Set_Component (N: in Index; E: in Item);
private
   Table : Item_Array (Index) := (others => Null_Item);
end Shared_array;

protected body Shared_Array is
   function Component (N : in Index) return Item is
   begin
       return Table (N);
   end Component;

procedure Set_Component (N : in Index; E : in Item) is
   begin
       Table (N) := E;
   end Set_Component;
end Shared_Array;
```

- -- end of example from Ada 95 reference manual.
 - c. Interacting with Ada 95 asynchronous control features

The following interactions provide VHDL process to real-time Ada 95 synchronous task control for semaphore (or suspended objects) two stage suspend operations. Ada 95 compiler implementation of the Real-Time Systems Annex is required for this capability.

The following procedure calls to the Asynchronous Task Control package in the Ada 95 Real Time Systems Annex:

```
procedure Activate (X)
begin
    Hold(X); -- declared in the Ada95 environment
    ...
if Is_Held, then -- A function declared in Ada 95
    Continue (X); -- A procedure declared in Ada 95
end Activate;
```

The following procedure activates the Asynchronous Select (in a task with an abortable part):

```
-- Ada procedure
-- called from VHDL (limited asynch behavior)

procedure Activate
begin accept ASync(X);
Async(X);
then abort
end Activate;
end select;
```

d. Interacting with Ada 95 distributed processing features

The following interactions provide VHDL processes access to remote procedure calls (RPCs) across Ada 95 partitions for distributed processing application. Ada 95 compiler implementation

of the Distributed Systems Annex is required for this capability.

Using the Remote Procedure Call (RPC) package in the System library of Ada 95 distributed annex [2]:

with Ada.Streams with System.RPC

-- From within Activate procedure:
System.RPC.Read(Stream, Item, Last);
...
System.RPC.Write(Stream, Item);
... -- Synchronous call to remote procedure
System.RPC.Do_RPC(Partition, Params, Result);
... -- Asynchronous call to remote procedure
System.RPC.Do_APC(Partition, Params);

12. Mapping Ada 95 Software directly to hardware

The following is taken from the Ada 95 reference manual to show what is available for mapping the software directly to hardware or simulated hardware in VHDL.

Ada 95 representation items including representation clauses, component clauses, and representation pragmas specify how types and other features of the Ada 95 language are to be mapped onto the underlying machine. When used for interfacing to VHDL, these representation items can map Ada 95 behavior features on to VHDL simulated hardware.

The Record layout aspect of representation consists of the storage places for some of all components of a record. For example,

```
for Program Status word use
   record
     System Mask
                      at 0*Word range 0..7;
     Protection Key
                      at 0*Word range 10..11;
   end record;
Other examples of representation items [from 2]:
type Bit_Order is (High Order First, Low Order first);
Default Bit order : constant Bit Order;
type T Address is implementation specific
pragma Convention(Intrinsic, ...);
-- Using package storage pools for storage management:
System.Storage Pools.Allocate(Pool,...);
-- Use streams for generic IO through attributes:
T'READ(...);
T'WRITE(...);
-- (The above is similar to the VHDL the 'FOREIGN attribute.)
-- Interrupts:
```

Protected types can be used to control the servicing of

-- Pre-elaborate:

priority interrupts.

An Ada procedure embedded in hardware such as a co-processor can be called by an Ada 95 subprogram by using the pre-elaboration pragma. This tells the compiler that the embedded procedure is already elaborated.

```
Appendix A Expanded BNF Descriptions of Key VHDL and Ada (95) Features
```

```
These BNF descriptions are derived from what is listed in the
VHDL and (draft) Ada 95 reference manual [1 and 2].
VHDL Process statement (could be substituted for Ada task).
                Sensitivity list of VHDL processes
     Guards:
                Accept statements of Ada tasks
process_statement ::=
     [ process label :]
           [ postponed ] process [( sensitivity_list )] [ is ]
                process declarative part
           begin
                process statement part
           end [ postponed ] process [ process_label ];
     sensitivity list ::=
           signal_name {, signal_name }
           Note: When sensitivity list is present, an implicit
            wait statement appears as the last statement in a
            process statement.
     process_declarative_part ::=
           { process_declarative_item }
     process_declarative_item ::=
              subprogram declaration
             subprogram_body
             type_declaration
           | subtype_declaration
           | constant_declaration
             variable_declaration
             file declaration
           | alias_declaration
           | attribute declaration
           | attribute specification
           | use clause
              group type declaration
              group declaration
     process_statement_part ::=
           { sequential statement }
                Note: A process statement is "passive" if it
               contains no signal assignment statement.
     sequential_statement ::=
              wait statement
             assertion statement
             <u>report statement</u>
             signal_assignment statement
             variable_assignment_statement
```

```
procedure call statement
              if statement
              case_statement
             loop_statement
next_statement
              exit_statement
              return statement
              null statement
Ada (95) Tasks contain the following:
     handled sequence of statements ::=
           sequence of statements
           [ exception
             exception_handler
            { exception handler }]
     sequence_of_statements ::=
              abortable part
              accept alternative
              case statement alternative
              conditional entry call
              delay alternative
              entry_call_alternative
              exception_handler
             handled sequence of statements
             if statement
              loop_statement
              selective accept
              triggering alternative
     exception handler ::=
           handled_sequence_of_statements
     sequence of statements ::=
           statement { statement }
     statement ::=
             {label} simple_statement
           | {label} compound statement
     simple_statement ::=
             null statement
             assignment statement
              goto_statement
             return_statement
             requeue_statement
              abort_statement
              code_statement
              exit statement
              procedure call statement
              entry call statement
              delay statement
              raise statement
     compound statement ::=
```

```
if statement
             case statement
             loop_statement
           | block statement
             accept statement
             select_statement
     assignment statement ::=
           variable_name := expression;
VHDL Subprograms:
     subprogram declaration ::=
           subprogram_specification ;
     subprogram specification ::=
               procedure designator [(formal parameter list)]
           | [pure | impure] function designator
           [(formal parameter list)]
                                      return type mark
     designator ::= identifier | operator symbol
     operator_symbol ::= string_literal
     formal_parameter_list ::= parameter_interface_list
     subprogram body ::=
           subprogram_specification is
                 subprogram_declarative_part
           begin
                 subprogram statement part
           end [subprogram kind] [designator];
     subprogram declarative_part ::=
           { subprogram declarative item }
     subprogram_declarative_item ::=
              subprogram_declaration
              subprogram body
              type declaration
             subtype declaration
             constant_declaration
             variable_declaration
             file_declaration
            alias declaration
             attribute_declaration
             attribute specification
             use clause
              group_template_declaration
              group_declaration
      subprogram_statement_part ::=
           { sequential statement }
      subprogram kind ::= procedure | function
```

```
VHDL Package Declarations:
     package_declaration ::=
          package identifier is
                package declarative part
           end [ package ] [ package simple name ];
     package declarative part ::=
           (package declarative item)
     package_declarative)item ::=
              subprogram_declaration
             type
             subtype
             constant
             signal
             shared variable
             file
             alias
             component
             attribute declaration
             attribute specification
             disconnection_specification
             use clause
             group_template
             group
     package_body ::=
          package body package simple name is
                package_body_declarative part
          end [ package body ] [ package_simple_name ];
     package_body_declarative part ::=
           { package_body_declarative_item }
     package body declarative item ::=
             subprogram_declaration
             subprogram body
             type_declaration
             subtype
             constant
             shared_variable
             file
             alias
             use
             group_template
             group
```

```
Ada (95) Subprograms:
     subprogram declaration ::= subprogram specification;
     subprogram specification ::=
              procedure defining_program_unit_name
                       parameter profile
              function defining designator
                       parameter and result profile
     subprogram body ::=
           subprogram specification is
                declarative part
           begin
                handled sequence_of_statements
           end [designator];
Ada Subprogram Calls:
     procedure call statement ::=
              procedure name;
           | procedure prefix actual parameter part;
     function call ::=
           function name
             function_prefix actual_parameter_part;
Ada Packages:
     package_declaration ::= package_specification;
     package_specification ::=
           package defining_program_unit_name is
                 { basic_declarative_item }
           [ private
                 { basic declarative item }]
           end [[ parent_unit_name.]identifier]
     package body ::=
           package body defining_program_unit_name is
                 declarative part
           [ begin
                 handled sequence of statements ]
           end [[parent unit name.]identifier];
```

VHDL Objects and Ada (95) Objects:

```
VHDL Types:
                          Ada (95) Types:
     declaration ::=
                          basic declaration ::=
        type
                                   type declaration
        subtype
                                   subtype
       object
                                l object
       interface
                                 number
       alias
                                  subprogram
       attribute
                                | abstract subprogram
                                | package | renaming
       component
       group template
                                exception
        group
        entity
                                  generic
        configuration
                                | generic instantiation
        subprogram
        package
type_declaration ::=
                        type declaration ::=
        full
                                  full | incomplete
                                 private_type
     incomplete
                                | private extension
full_type_declaration ::= full type declaration ::=
     type identifier is
                                  type defining identifier
          type_definition ;
                                  [known discriminant part]
                                     | task type declaration
type_definition ::=
                                |protected_type_declaration
        scaler
       composite
                        type_definition ::=
       access
                                  enumeration
       file
                                  integer
                                  real
scaler type definition ::=
                                array
        enumeration
                                  record
       integer
                                  access
       floating
                                derived
       physical
composite type definition ::= derived type definition ::=
       array
                                     [abstract] new
       record
                             parent_subtype_indication
                           [record_extension_part]
                     access_type_definition ::=
                          access subtype indication
file declaration
     file identifier list :
          subtype indication
          [ file open information];
subtype declaration ::=
                               subtype declaration ::=
     subtype identifier is
                                    subtype identifier is
          subtype indication;
                                    subtype_indication;
```

References

- 1. The Institute of Electrical and Electronic Engineers, Inc., IEEE Standard VHDL Language Reference Manual. ANSI/IEEE Std 1076-1993.
- 2. International Organization for Standardization, Ada 95 Reference Manual, The Language, The Standard Libraries. ANSI/ISO/IEC-8652:1995 International Standard, Version 6.0, January 1995.
- 3. Intermetrics, Inc., Ada 95 Rationale. January 1995.
- 4. Solid State Electronics Directorate, Wright Laboratory, Air Force Materiel Command, LtCol Michael T. Mills, Technical Report: Proposed Object Oriented Programming (OOP) Enhancements to the Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL). WL-TR-93-5025, August 1993.
- 5. Solid State Electronics Directorate, Wright Laboratory, Air Force Systems Command, LtCol Michael T. Mills, Technical Report: Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL) Syntax and Semantics Summary. WL-TR-91-5030, June 1991.